Projecta IM2000 Instrucciones de operaciones Pagina 45

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 77
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 44
43
Direction (P1:3)
The direction input controls the CW/CCW direction of the motor. The
direction of motion will depend upon the wiring of the motor phases. This
input is synchronized to the positive going edge of the step clock input.
Enable (P1:5)
This input can be used to enable or disable the driver output circuitry. When in
a logic HIGH (default, unconnected) state the driver outputs will be enabled
and step clock pulses will cause the motor to advance. When this input is pulled
LOW, by means of a switch or sinking output, the driver output circuitry will
be disabled. Please note that the internal sine/cosine position generator will
continue to increment or decrement as long as step clock pulses are being
received by the IM483.
This input is asynchronous to any other input and may be changed at any time.
Reset (P1:6)
The reset input will disable the outputs and reset the driver to its initial state
(Phase A OFF, Phase B full ON) when pulled LOW by a switch or sinking
output.
Use of this input may also be used to clear a “Fault” condition, provided the
cause of the fault has been eliminated.
The reset input is asynchronous to any other input and may also be changed at
any time.
Input Timing
The direction input and the microstep resolution inputs are internally synchro-
nized to the positive going edge of the step clock input. When the step clock
pulse goes HIGH, the state of the direction input and microstep resolution
settings are latched. Any changes made to the direction and/or microstep
resolution will occur on the rising edge of the step clock pulse following this
change. Table 7.4 lists the timing specifications.
gnimiTtupnIcigoL384MI
noitacificepS tupnI emiT
htdiWesluPmuminiMteseRSn005
htdiWesluPmuminiM kcolCpetS Sn57
emiTnoitucexElacipyTkcolCpetSSn001
emiTnoitucexElacipyT
noituloseRpetsorciMoslA(noitceriD
)tceleS
Sn001
Table 7.4: Isolated Logic Input Timing
Vista de pagina 44
1 2 ... 40 41 42 43 44 45 46 47 48 49 50 ... 76 77

Comentarios a estos manuales

Sin comentarios